

This Page Is Inserted by IFW Operations
and is not a part of the Official Record

BEST AVAILABLE IMAGES

Defective images within this document are accurate representations of the original documents submitted by the applicant.

Defects in the images may include (but are not limited to):

- BLACK BORDERS
- TEXT CUT OFF AT TOP, BOTTOM OR SIDES
- FADED TEXT
- ILLEGIBLE TEXT
- SKEWED/SLANTED IMAGES
- COLORED PHOTOS
- BLACK OR VERY BLACK AND WHITE DARK PHOTOS
- GRAY SCALE DOCUMENTS

IMAGES ARE BEST AVAILABLE COPY.

**As rescanning documents *will not* correct images,
please do not report the images to the
Image Problem Mailbox.**

PCT


WORLD INTELLECTUAL PROPERTY ORGANIZATION
International Bureau



INTERNATIONAL APPLICATION PUBLISHED UNDER THE PATENT COOPERATION TREATY (PCT)

(51) International Patent Classification ⁵ : H01L 39/22, B05D 5/12	A1	(11) International Publication Number: WO 92/05591 (43) International Publication Date: 2 April 1992 (02.04.92)
(21) International Application Number: PCT/US91/06812 (22) International Filing Date: 19 September 1991 (19.09.91) (30) Priority data: 586,435 21 September 1990 (21.09.90) US (71) Applicant: THE REGENTS OF THE UNIVERSITY OF CALIFORNIA [US/US]; 300 Lakeside Drive, 22nd Floor, Oakland, CA 94612-3550 (US). (72) Inventors: WELLSTOOD, Frederick, C. ; 1221 A University, Berkeley, CA 94702 (US). KINGSTON, John, J. ; 77 Yosemite Avenue, Oakland, CA 94611 (US). CLARKE, John ; 657 Cragmont, Berkeley, CA 94708 (US).		(74) Agents: McCUBBREY, J., Bruce et al.; McCubbrey, Bartels, Meyer & Ward, Suite 2700, One Post Street, San Francisco, CA 94104-5231 (US). (81) Designated States: AT (European patent), BE (European patent), CH (European patent), DE (European patent), DK (European patent), ES (European patent), FR (European patent), GB (European patent), GR (European patent), IT (European patent), JP, LU (European patent), NL (European patent), SE (European patent). Published <i>With international search report.</i>

(54) Title: IMPROVED MICROELECTRONIC SUPERCONDUCTING DEVICES AND METHODS



(57) Abstract

A microelectronic component comprising a crossover is provided comprising a substrate (58), a first high T_c superconductor thin film (52), a second insulating thin film (56) comprising SrTiO_3 ; and a third high T_c superconducting film (54) which has strips which crossover one or more areas of the first superconductor film. An in situ method for depositing all three films on a substrate is provided which does not require annealing steps. The photolithographic process is used to separate pattern the high T_c superconductor thin films.

IMPROVED MICROELECTRONIC SUPERCONDUCTING
DEVICES AND METHODS

This invention relates to electrical structures comprised of high transition temperature (T_C) superconductor materials. More particularly, the invention relates to microelectronic superconductor devices and an improved method for making such devices wherein the superconductor material has a high transition temperature. This application contains subject matter supported by the U.S. Government under Contract No. DE-AC03-76SF00098, through the U.S. Department of Energy. The government has certain rights in this invention.

Superconductor materials have been developed which have a high transition temperature (T_C), exhibiting superconductivity at temperatures up to and above the boiling point of liquid nitrogen, 77K. The ability to manufacture microelectronic devices employing high T_C superconducting material promises many advantages. Such devices exhibit the advantages of devices employing low temperature superconducting material, but because they can operate in liquid N_2 , they can be cooled much more easily and less expensively.

Unfortunately, the fabrication of microelectronic structures using high T_C superconductor materials is not a trivial task, and cannot readily follow prior art techniques. For example, low T_C superconductor materials, such as niobium and niobium nitride, may be fabricated using conventional techniques such as vacuum evaporation deposition, sputtering, reactive ion etching, and photolithographic patterning techniques. Examples of microelectronic structures using low temperature superconductor materials are described by Klepner in IEEE Transactions on Magnetics, January, 1981, pp. 282 et. seq., by Jaycox, et al. in the same publication at pp. 400 et. seq., by Nagasawa, et al. in IEEE Transactions on Magnetics, March 1989, pp. 777 et. seq., and by

55, No. 19, November 6, 1989, pp. 2032 et. seq., by Iguchi, et al. in Japanese Journal of Applied Physics, Vol. 29, No. 4, April, 1990, pp. L614 et. seq., by Ienari, et al. in Second ISTEK Workshop on Superconductivity, May 28-30, 1990, pp. 125 et. seq., and by Furuyama, et al. in Second Workshop on High Temperature Superconducting Electron Devices, June 7-9, 1989, pp. 105 et. seq. Such tri-layer structures are not suitable as cross-overs, however, since the intermediate layer has insufficient insulating properties for typical microelectronic crossover applications.

In addition to the need for providing insulation between high T_C superconductor layers, it is also necessary to pattern the high T_C superconducting layers and, in some cases, the insulating layer so that useful devices can be built. The use of photolithography on single and multilayer high T_C superconducting thin film structures is well known in the art as a patterning technique performed only after all high T_C superconducting films have been deposited. However, there would be a number of advantages in using the photolithographic process to separately pattern all layers of a multilayer high T_C superconducting thin film structure. First, the photolithographic process is the standard technique for patterning conventional microelectronic circuits. Thus, the use of the photolithographic process opens up the possibility of using existing standard equipment to produce novel superconducting devices. Second, photolithography allows the construction of complex patterns, while other prior art methods, such as patterned shadow masks, are generally suitable only for relatively simple patterns. Third, photolithography allows a given pattern to be exposed and stepped repeatedly over a film to produce a large number of identical devices on one substrate, thus allowing mass production of devices. Fourth,

-5-

insulating layer of sufficient quality that the insulating layer will, in turn, support the crystalline growth of a second high T_c superconducting thin film.

It is an object of the present invention to
5 provide a multilayer high T_c microelectronic device with an insulating layer.

It is another object of the present invention to provide an improved method for manufacturing a microelectronic device employing high T_c superconductor
10 material.

A further object of the invention is to use the photolithographic process to separately pattern thin films of high T_c superconductor materials and insulators in multilayer structures.

It is another object of the invention to facilitate mass production of microelectronic devices utilizing high T_c superconductor material.
15

A further object of the invention is to reduce the physical size of microelectronic devices employing high T_c superconductor material.
20

It is yet another object of the present invention to provide an improved method for producing a multilayer microelectronic device wherein two layers of high T_c superconductor materials are separated by an insulating
25 layer.

It is still another object of the present invention to provide an improved method for producing window contacts in a multilayer microelectronic device employing high T_c superconductor material.

A further object of the present invention is to deposit a plurality of layers in the holes of the insulating layer.
30

These and other objects will become apparent from the following description, accompanying drawings, and
35 from the practice of the invention.

SUMMARY OF THE INVENTION

-7-

invention.

FIGURES 3A-C are plots of resistance versus temperature of a photolithographically patterned crossover which is etched using nitric acid. Figure 3A is the resistance versus temperature plot of the upper YBCO layer. Figure 3B is the resistance versus temperature plot of the SrTiO_3 insulating layer measured between the upper and the lower YBCO layers. Figure 3C is the resistance versus temperature plot of the bottom YBCO layer.

FIGURES 4A-C are plots of resistance versus temperature of a photolithographically patterned crossover which is etched using an argon ion mill. Figure 4A is the resistance versus temperature plot of the upper YBCO layer. Figure 4B is the resistance versus temperature plot of the SrTiO_3 insulating layer measured between the upper and the lower YBCO layers. Figure 4C is the resistance versus temperature plot of the bottom YBCO layer.

FIGURE 5A and 5B are, respectively, a plan and cross sectional view of an example of a device with a window contact constructed according to the present invention.

FIGURE 6 shows resistance versus temperature data for a window contact with all the layers patterned photolithographically according to the present invention.

FIGURE 7 shows the critical current versus temperature for the window contact in Figure 6.

FIGURE 8 shows a hole with multiple layers deposited within according to the present invention.

DESCRIPTION OF THE PREFERRED EMBODIMENT

Methods are known in the art for the deposition of single layers of thin films of the class of high temperature superconductors known as ceramic oxides or metal oxides, of which the most well known is $\text{YBa}_2\text{Cu}_3\text{O}_x$ (x is a positive number up to 7.0), also known as YBCO

have good coverage of and adhesion to the ceramic oxide and the substrate, particularly at edges and over irregularities. It is also important that the insulating layer has a high resistivity and provides sufficient insulation between the upper and lower superconducting layers at temperatures below the transition temperature (T_c) of the ceramic oxide which is utilized in the device.

In addition to the need for an insulating layer, the high T_c ceramic oxide layers must be patterned in order to create microelectronic circuits. Patterning using photolithographic process has many advantages over prior art patterning methods. However, the insulating layer may not grow with the necessary crystal structure on the surface of a ceramic oxide thin film which has been contaminated during the photolithographic processing. In particular, YBCO is very reactive. It has been well documented that the surface of YBCO thin films can easily be contaminated even with exposure to air. Thus, the surface of the bottom YBCO film patterned photolithographically could be sufficiently contaminated so that it would not support growth of the insulating layer and the top YBCO layer with the necessary crystal structure. Defects in the structure of the insulating layer could result in short circuits between the two YBCO layers. In addition, defects in the crystalline structure of the upper YBCO layer could severely degrade the superconducting properties of the top YBCO layer, i.e., a reduction in superconducting transition temperature and/or a reduction in critical current.

There is another problem associated with using the photolithographic patterning technique which could also degrade the performance of the crossovers. When a film is patterned into lines with this technique, the lines appears as rectangles when viewed in cross section. Referring now to Fig. 1 which shows a perspective view of

-11-

has been shown by others, such as Vasquet, et al., in Appl. Phys. Lett., December, 1988, pp. 2692 et. seq., to be able to restore the surface of YBCO and other high temperature superconductors.

5 The present invention is also based, in part, on the successful deposition of an insulating thin film layer which is thick enough to achieve sufficient insulation and to support the deposition of a third layer of either metal, such as gold or silver, another
10 insulating layer or a high T_c superconducting material. This insulating layer can also be patterned using the photolithographic process.

 A particularly desirable device which is best made using the photolithographic process on the
15 insulating layer is a window contact. A window contact is an area of electrical contact through a hole in an insulating layer between a superconductor layer and another layer which can be either a metal or another superconducting layer. If the contact is between a lower
20 ceramic oxide layer and an upper ceramic oxide layer, a supercurrent, i.e., a current which does not encounter any electrical resistance, can flow from one ceramic oxide layer to another ceramic oxide superconductor layer through the holes in the insulating layer. Contacts
25 between a lower ceramic oxide layer and a metal can be used to make connections to normal metal circuitry.

 Contacts between two conducting layers separated by an insulating layer have been made by the prior art at the edges of the insulating layer separating the two
30 superconducting layers. The use of window contacts to provide electrical coupling between layers are superior to the methods used in the prior art because contacts can be made anywhere in the insulating layer. These holes are best fabricated using photolithography to provide
35 precision in alignment among the layers and reduction in the size of the holes. As a result, complicated

-13-

known to those skilled in the art, such as MgO , SrTiO_3 , YSZ, and LaAlO_3 . The substrate may also be materials which do not support the growth of high quality high T_c superconducting layers, such as silicon and sapphire wafers, but can be coated with materials which support such growth.

The substrate heater is first outgassed and the substrate temperature is raised to the range of about 650° to 750°C (for deposition, for example, of YBCO) while the deposition chamber is evacuated to about 2 to 5 μTorr . A preferred temperature for heating the substrate is about 730°C for YBCO. Oxygen is then bled into the system, since it is required to maintain proper stoichiometry in the deposited film. Typically, oxygen pressure within the vacuum chamber of about 150 to 250 mTorr, preferably about 190 mTorr, is useful for YBCO deposition.

Typically, prior to deposition, the target surface is cleaned with laser pulses and then the high T_c ceramic oxide, such as YBCO, is deposited by focusing the laser on a stoichiometric YBCO target formed by pressing and sintering calcined powder into disks. Preferably, the first layer is deposited to a thickness of about 0.1 to 0.6 μm (for YBCO layers); however the thickness may be varied depending on the final application and desired current carrying capacity of the microelectronic device. A thickness in the range of 0.2-0.4 μm is most preferred. After deposition, the chamber is filled with oxygen to about 700 Torr and the substrate block allowed to cool to about 450°C in about 15 minutes. After further cooling to a handleable temperature (about 100°C or less), the chamber may be opened and the substrate with the deposited ceramic oxide layer can be removed for patterning using the photolithographic process.

When using photolithography to pattern a thin film, the film is coated with an organic chemical called

-15-

barium copper oxide ($\text{PrBa}_2\text{Cu}_3\text{O}_7$), or yttrium oxide (Y_2O_3) is deposited, preferably, for a period sufficient to form a 0.1 to 0.5 μm thick layer or such that it is sufficiently insulating. It is useful to use the same cooling, procedure as in the first deposition.

If it is desirable to pattern the insulating layer using the photolithographic process, the same procedure as described in patterning the lower YBCO layer can be used. However, it is found that a restoration step is not necessary for the insulating layer. It may be understood that the pattern which can be etched on the insulating layer includes holes, strips, and other desirable figures.

If it is desirable to create a beveled wall for the hole, one can defocus the projection mask aligner during exposure of the photo-resist. The insulating layer is etched using an ion milling. The defocused pattern allows some etching at the peripheral of the hole thereby forming a beveled wall. A hole with beveled wall is especially desirable for window contact. This is because the beveled wall provides a gentle slope to guide the third layer into the hole.

The third layer can either be metal, another insulating layer, or another YBCO layer. Metal can be deposited on the insulating layer using a thermal evaporation process, such process is well known in the art. The metal deposited can make contact with the lower YBCO layer through the holes etched in the insulating layer so that signals can be coupled to and from the lower YBCO layer.

If it is desirable to deposit YBCO as a third layer, the sample and a stoichiometric YBCO target is placed in the chamber. Outgassing and deposition may be accomplished as in the first deposition step. The third layer may usefully be deposited to a thickness of about 0.1 to 0.5 μm , if the layer is, for example, YBCO. The

-17-

layer 74, preferably YBCO, is deposited inside hole 77. A second layer 76, either a insulator or a normal metal, is deposited on top of first layer 74. A third layer 78, preferably YBCO, is deposited on top of second layer 76.

5 Referring to Figure 2 there is shown a microelectronic device having a high T_c superconductor crossover in accordance with the present invention. Referring to Figure 2A, a substrate 10 which is receptive to YBCO and $SrTiO_3$, is utilized. The preferred substrate
10 is MgO having a polished surface. The first layer 11 comprises a strip metal oxide superconductor. The second layer 12 is insulating $SrTiO_3$ which, as shown, only partially covers the first layer and specifically only covers the portion of layer 11 where the crossover will
15 occur. The third layer 13 comprises YBCO in the form of a strip that crosses over layer 11 where it is covered by layer 12.

Referring to Figure 2B, there is shown a side view of the device shown in 2A wherein the numerals 10,
20 11, 12, and 13 are as described above.

The following examples are provided by way of illustration and are not intended to limit the invention in any way.

EXAMPLE 1

25 A $12.5 \times 12.5 \times 1 \text{ mm}^3$ cleaved and polished (100) MgO substrate was cleaned successively in an ultrasonic bath with xylene, trichlorethylene, isopropyl alcohol and ethanol, rinsed with methanol, and blown dry with N_2 . The superconductor films are deposited from
30 stoichiometric YBCO targets pressed and sintered from calcined powder into disks 25 mm in diameter and 3 mm thick. The insulating layer is deposited from $SrTiO_3$ powder pressed into a disk of the same size. Before each deposition, the surface of the targets are ground with
35 #400 emery paper, polished on a latex sheet and blown with N_2 . Each layer is deposited in turn using the 248

-19-

thick layer of resist that entirely covers the YBCO film. The desired pattern is then exposed on the resist using a projection mask aligner. The resist is developed for 60 seconds using Microposit developer. The portion of the
5 thin film which is not covered by the photoresist can then be etched away using either an ion mill or various chemical etchants. An example of a suitable etchant is dilute nitric acid.

When using nitric acid in etching, the sample is
10 submerged in a 0.1% solution of nitric acid in water for about 45 seconds until the film is entirely etched in those regions where the resist has been removed by the developer. The substrate is then rinsed in water and blown dry.

When using an ion mill in etching, the substrate
15 is clamped on a large copper block heat sink beneath an ion mill in a vacuum system. After evacuation is complete, argon (Ar) is bled into the system and a beam of Ar ions is used to etch away the chosen portions of
20 the YBCO film. Typically, a 300nm thick film is milled for about 15 minutes in a 450V, 1.5 mA/cm² beam of Ar ions.

After etching is completed by either method, the resist covering the remaining parts of the YBCO film is
25 stripped using ethanol or acetone in an ultrasonic bath. At this point, the surface of the YBCO film is restored by submerging the substrate in a solution of 2% bromine in methanol for 30 seconds. The sample is rinsed in pure methanol and then blown dry. Immediately afterwards, the
30 sample is mounted in a laser system's vacuum chamber in preparation for deposition of the insulating layer.

An appropriate evaporation mask, if desired, may be placed on top of the substrate and both are clamped to the heater block. The YBCO target is replaced with a
35 polished SrTiO₃ target. As the chamber is evacuated to 3 μ Torr, the heater block is outgassed at the relatively

-21-

that the YBCO target face be polished before deposition, and that the laser pulse power/unit area be lowered to close to the minimum necessary to yield high quality films. A further reduction of particle density can be achieved by increasing the area of the target that is ablated by the laser, and/or by polishing the target face during deposition. The elimination, or at least the minimization of the density of $1\text{ }\mu\text{m}$ particles on the deposited film may be desirable in multilayer structures such as an insulated crossover, and is particularly important in a structure with a thin insulating layer such as a tunnel junction. The electrical properties of the three-layer component were measured using a 4-terminal arrangement, making contacts to the films with pressed Indium pellets.

Figures 3A-C show resistance versus temperature data of a crossover with its lower YBCO layer photolithographically patterned and etched using nitric acid (HNO_3). Figure 3A is of the resistance versus temperature plot of the upper YBCO layer. The transition temperature, T_c , is 87K. Figure 3B is the resistance versus temperature plot of the SrTiO_3 insulating layer measured between the upper and the lower YBCO layers. Figure 3C is the resistance versus temperature plot of the bottom YBCO layer. The transition temperature, T_c , is 84.7K.

Figures 4A-C show resistance versus temperature data of a crossover with its lower YBCO layer photolithographically patterned and etched using an ion mill. Figure 4A is the resistance versus temperature plot of the upper YBCO layer. The transition temperature, T_c , is 87K. Figure 4B is the resistance versus temperature plot of the SrTiO_3 insulating layer measured between the upper and the lower YBCO layers. Figure 4C is the resistance versus temperature plot of the bottom YBCO layer. The transition temperature, T_c ,

-23-

throttled and O_2 is bled in to maintain a pressure of 190 mTorr. The target is cleaned with 300 laser pulses at a rate of 5 per second with an energy density of $1.3 J cm^{-2}$. The first layer of YBCO is deposited for 5 minutes, at
5 the same repetition rate and fluence, to a thickness of about $0.3 \mu m$. The chamber is then back-filled with O_2 to 1 atmosphere and the heater power is reduced to allow the block to cool to $450^\circ C$ in about 15 minutes.

The sample is allowed to further cool down to
10 $100^\circ C$ or less in another 15 minutes. The sample is then dismounted from the heater block in preparation for patterning. Shipley Microposit 1400-31 photoresist is spun on the YBCO film for 30 sec at 5000 RPM and baked at
15 $70^\circ C$ for 5 minutes. This produces a $1/2$ to 1 micrometer thick layer of resist that entirely covers the YBCO film. The desired pattern is then exposed on the resist using a projection mask aligner. The resist is developed for 60
20 seconds using Microposit developer. The portion of the thin film which is not covered by the photoresist can then be etched away using either an ion mill or various
chemical etchants. An example of a suitable etchant is dilute nitric acid.

When using nitric acid in etching, the sample is submerged in a 0.1% solution of nitric acid in water for
25 about 45 seconds until the film is entirely etched in those regions where the resist have been exposed. The substrate is then rinsed in water and blown dry.

When using an ion mill in etching, the substrate is clamped on a large copper block heat sink beneath an
30 ion mill in a vacuum system. After evacuation is complete, argon (Ar) is bled into the system and a beam of Ar ions is used to etch away the chosen portions of the YBCO film. Typically, a 300nm thick film is milled for about 15 minutes in a 450V, $1.5 mA/cm^2$ beam of Ar
35 ions.

After etching is completed by either method, the

-25-

When using an ion mill in etching, the substrate is clamped on a large copper block heat sink beneath an ion mill in a vacuum system. After evacuation is complete, argon (Ar) is bled into the system and a beam of Ar ions is used to etch away the chosen portions of the insulating layer. Typically, a 300nm thick film is milled for about 30 minutes in a 600V, 1.5 mA/cm² beam of Ar ions. The last 3 to 5 minutes of the milling is preferably performed at 450V to reduce damage to the underlying YBCO layer.

After etching is completed, the resist covering the remaining parts of the insulating layer is stripped using ethanol or acetone in an ultrasonic bath. Immediately afterwards, the sample is mounted in a laser system's vacuum chamber in preparation for deposition of the third layer.

A polished YBCO target is inserted in the chamber and the sample is outgassed at 200°C until the pressure falls to 3 μ Torr. The temperature is quickly raised to 740°C and O₂ is bled in to 200 mTorr. The third layer is deposited at a repetition rate of 4.8 Hz and a laser fluence of 1.3 J/cm² so that the thickness of the third layer is preferably 0.3 to 0.4 μ m. After the usual cooling procedure, the third layer is patterned using the photolithographic process.

Shipley Microposit 1400-31 photoresist is spun on the sample at 5000 RPM for 30 seconds, and then baked at 70°C for 5-7 min. The pattern is then exposed, and the resist developed in microposit developer for approximately 60 seconds. The back of the sample is then coated with vacuum grease and clamped onto a large Cu block heat sink, and etched for a total of approximately 10 to 20 min in a 450 V, 1.5mA/cm² beam of Ar ions. To prevent heating damage to the YBCO, the milling can be done in intervals of 5 min with approximately 15 min cooling intervals between, and aluminum foil may be used

-27-

WHAT IS CLAIMED IS:

- 5 1. A method for making a microelectronic device comprising
- a. depositing a first film of high T_c metal oxide superconductor material on a substrate;
- b. patterning said first film using a
- 10 photolithographic process;
- c. restoring the surface of said first film to support epitaxial or highly oriented microstructure in a material deposited thereon; and
- d. depositing an insulating film on at least
- 15 part of said first film, said insulating film being comprised of a material having high resistivity at temperatures below T_c , and having a microstructure which is epitaxial or highly oriented sufficient to support epitaxial growth thereon of a third layer.
- 20 2. A method according to Claim 1 wherein said step (b) comprises coating said first film with photoresist, exposing said photoresist with a desired pattern, developing said photoresist so that a portion of said photoresist responsive to said pattern is removed
- 25 thereby uncovering a corresponding portion of said first film, and etching said uncovered portion of said first film.
3. A method according to Claim 1 wherein said restoring step comprises submerging said first film in a
- 30 first chemical etchant which is substantially free of water for removing contamination from the surface of said first film.
4. A method according to Claim 3 wherein said first chemical etchant comprises a solution of bromine
- 35 and methanol.
5. A method according to Claim 4 wherein said

superconducting film comprises coating said insulating film with photoresist, exposing said photoresist with a desired pattern, developing said photoresist so that a portion of said photoresist responsive to said pattern is removed thereby uncovering a corresponding portion of said second metal oxide superconducting film, and etching said uncovered portion of said second metal oxide superconducting film.

15. A method according to Claim 12 wherein said second high T_C metal oxide superconductor films comprises a mixed metal oxide of yttrium, barium and copper.

16. A microelectronic device comprising a substrate; a first superconductor thin film of high T_C metal oxide superconductor material; and a second insulating thin film having at least one hole, said insulating film being comprised of a material having high resistivity at temperatures below T_C , and having a microstructure which is epitaxial or highly oriented sufficient to support epitaxial growth thereon of a third layer.

17. The device according to Claim 16 wherein said insulating film is selected from the group consisting of SrTiO_3 , yttrium stabilized zirconia, magnesium oxide, lanthanum aluminate, praseodymium barium copper oxide, and yttrium oxide.

18. The device according to Claim 16 wherein said high T_C metal oxide superconductor film comprises a mixed metal oxide of yttrium, barium and copper.

19. The device according to Claim 16 further comprises a third metal layer wherein said third metal layer makes electrical contacts with said first superconductor thin film through said hole.

20. The device according to Claim 16 further comprises a second superconductor thin film of high T_C metal oxide superconductor material wherein said second superconductor thin film makes contacts with said first




FIG. 1

3/12




FIG. 3A

5/12





FIG. 3C

7/12

**FIG. 4B**

9/12




FIG. 5A





FIG. 5B

11/12

**FIG. 7**

INTERNATIONAL SEARCH REPORT

International Application No. PCT/US91/06812

I. CLASSIFICATION OF SUBJECT MATTER (if several classification symbols apply, indicate all) *		
According to International Patent Classification (IPC) or to both National Classification and IPC		
IPC(5): H01L 39/22, B05D 5/12		
U.S. CL. 357/5, 428/930, 427/62, 63, 505/1		
II. FIELDS SEARCHED		
Minimum Documentation Searched *		
Classification System	Classification Symbols	
U.S.	357/5, 428/930 427/62, 63, 505/1, 702, 728	
Documentation Searched other than Minimum Documentation to the extent that such Documents are included in the Fields Searched *		
III. DOCUMENTS CONSIDERED TO BE RELEVANT *		
Category *	Citation of Document, 11 with indication, where appropriate, of the relevant passages 12	Relevant to Claim No. 13
Y	JP, A, 63-283,086, 18 November 1988 (See Abstract)	1,8,9,12,15 16-18,20,21
Y	Appl. Phys. Lett., Volume 53(26), Issued December 1988, R. Vasquez et al, 'Nonaqueous Chemical etch for $\text{YBa}_2\text{Cu}_3\text{O}_{7-x}$ ' (see pages 2692-2694)	1,3,4,5
Y	US, A, 5,041,188, Myrosznyk et al, 20 August 1991 (See whole document)	1,2,6,7,10-14
Y	JP, A, 02-186,682, 20 July 1990 (See Abstract)	1,2,6-16,18,22
Y	JP, A, 57-30390, 18 February 1982 (See Abstract)	1,16,19,20
<p>* Special categories of cited documents: 10</p> <p>"A" document defining the general state of the art which is not considered to be of particular relevance</p> <p>"E" earlier document but published on or after the international filing date</p> <p>"L" document which may throw doubts on priority claim(s) or which is cited to establish the publication date of another citation or other special reason (as specified)</p> <p>"O" document referring to an oral disclosure, use, exhibition or other means</p> <p>"P" document published prior to the international filing date but later than the priority date claimed</p> <p>"T" later document published after the international filing date or priority date and not in conflict with the application but cited to understand the principle or theory underlying the invention</p> <p>"X" document of particular relevance: the claimed invention cannot be considered novel or cannot be considered to involve an inventive step</p> <p>"Y" document of particular relevance: the claimed invention cannot be considered to involve an inventive step when the document is combined with one or more other such documents, such combination being obvious to a person skilled in the art.</p> <p>"&" document member of the same patent family</p>		
IV. CERTIFICATION		
Date of the Actual Completion of the International Search	Date of Mailing of this International Search Report	
20 December 1991	10 JAN 1992	
International Searching Authority	Signature of Authorized Officer	
ISA/US	Roy V. King	




FIG. 1

3/12




FIG. 3A

5/12





FIG.-3C

7/12

**FIG. 4B**

9/12




FIG. 5A





FIG. 5B

11/12

**FIG. 7**